Back to articles
Articles
Volume: 33 | Article ID: art00007
Image
A Low-Voltage 0.7 µm Pixel with 6000 e- Full-Well Capacity for a Low-Power CMOS Image Sensor
  DOI :  10.2352/ISSN.2470-1173.2021.7.ISS-091  Published OnlineJanuary 2021
Abstract

A low-voltage pixel with 0.7 µm pitch was designed for a low-power CMOS image sensor. By reducing a pixel power supply voltage (Vpix), power consumption for pixel was reduced, but full-well capacity (FWC) was also decreased. However, by lowering the conversion gain (CG) and applying a negative voltage to the ground (NGND) of the pixel, FWC of 6000 e- was achieved without any degradation of both charge transfer lags and backflow noise. In addition, the signal linearity in the reduced analog-to-digital (ADC) range was improved by optimizing the source follower (SF). For dark performances, white spots and dark current worsened by NGND were significantly improved by forcing more negative voltage to the transfer gate (TG) when it was turned off.

Subject Areas :
Views 78
Downloads 35
 articleview.views 78
 articleview.downloads 35
  Cite this article 

Seung-Wook Lee, Seungwon Cha, Dongyoung Jang, Mihye Kim, Haewon Lee, Nakyung Lee, Seonok Kim, Kwanyoung Oh, Daehyung Lee, SeungHan Hong, Hana Lee, Sunghoon Oh, Donghyuk Park, Yitae Kim, JungChak Ahn, "A Low-Voltage 0.7 µm Pixel with 6000 e- Full-Well Capacity for a Low-Power CMOS Image Sensorin Proc. IS&T Int’l. Symp. on Electronic Imaging: Imaging Sensors and Systems,  2021,  pp 91-1 - 91-6,  https://doi.org/10.2352/ISSN.2470-1173.2021.7.ISS-091

 Copy citation
  Copyright statement 
Copyright © Society for Imaging Science and Technology 2021
72010604
Electronic Imaging
2470-1173
Society for Imaging Science and Technology
IS&T 7003 Kilworth Lane Springfield, VA 22151 USA