Back to articles
Volume: 29 | Article ID: art00014
Linearity analysis of a CMOS image sensor
  DOI :  10.2352/ISSN.2470-1173.2017.11.IMSE-191  Published OnlineJanuary 2017

In this paper, we analyze the causes of the nonlinearity of a voltage-mode CMOS image sensor, including a theoretical derivation and a numerical simulation. A prototype chip designed in a 0.18 μm 1-poly 4-metal CMOS process technology is implemented to verify this analysis. The pixel array is 160 × 80 with a pitch of 15 μm, and it contains dozens of groups of pixels that have different design parameters. From the measurement results, we confirmed these factors affecting the linearity and can give guidance for a future design to realize a high linearity CMOS image sensor.

Subject Areas :
Views 88
Downloads 29
 articleview.views 88
 articleview.downloads 29
  Cite this article 

Fei Wang, Albert Theuwissen, "Linearity analysis of a CMOS image sensorin Proc. IS&T Int’l. Symp. on Electronic Imaging: Image Sensors and Imaging Systems,  2017,  pp 84 - 90,

 Copy citation
  Copyright statement 
Copyright © Society for Imaging Science and Technology 2017
Electronic Imaging
Society for Imaging Science and Technology