# **3-Layer Stacked Pixel-Parallel CMOS Image Sensors Using Hybrid Bonding of SOI Wafers**

Masahide Goto<sup>1</sup>, Yuki Honda<sup>1</sup>, Masakazu Nanba<sup>1</sup>, Yoshinori Iguchi<sup>1</sup>, Takuya Saraya<sup>2</sup>, Masaharu Kobayashi<sup>2</sup>, Eiji Higurashi<sup>3</sup>, Hiroshi Toshiyoshi<sup>2</sup>, and Toshiro Hiramoto<sup>2</sup>

1 NHK Science & Technology Research Laboratories; Tokyo, Japan

2 The University of Tokyo; Tokyo, Japan

3 National Institute of Advanced Industrial Science and Technology; Ibaraki, Japan

## Abstract

We report 3-layer stacked pixel-parallel CMOS image sensors developed for the first time. The hybrid bonding of siliconon-insulator wafers through damascened Au electrodes in a SiO<sub>2</sub> insulator on the front and backside realizes both face-to-face and face-to-back bonding, developing a multi-layer stacked device. A 3-layered pixel circuit is developed to confirm the linear response of 16-bit digital signal output. A prototype sensor with 160 × 120 pixels successfully captures video images, demonstrating the feasibility of multi-layered sensors of high performance as well as multi-functions including signal processing, memory, and computing for applications such as high-quality video cameras, measurements, recognition, robots, and various IoT devices.

## Introduction

Image sensors have improved performances including resolution and frame rate to meet the escalating demand of highquality video systems such as ultra-high-definition television and three-dimensional (3D) imaging. Stacked sensors have been technology boosters to reduce the pixel size, increase the number of parallelism for signal processing, and add various functionalities. Stacked sensors use the through-silicon via (TSV) technology in the early stages [1-3]. Although a 3-layer stacked sensor has been reported [3], signal processing is limited to column-parallel because no TSV can be integrated inside pixels due to their dimensions. Recently, the hybrid bonding technology for pixelwise interconnection has been utilized, realizing pixel-parallel signal processing [4-5] for further functionality. However, the conventional hybrid-bonded sensor is only a 2-layer stacked one because the wafer should be bonded face-to-face, limiting the degree of freedom in sensor design. To overcome this problem, we have proposed a 3D integration technology using Au/SiO<sub>2</sub> hybrid bonding of silicon-on-insulator (SOI) wafers (Figure 1) [6]. The adoption of SOI wafers allows the face-to-back bonding in the same manner as the face-to-face bonding; electrodes on the backside of a device layer are formed after the handle layer removal, enabling more than three layers to be stacked with pixel-wise interconnection.



Figure 1. Schematic diagram of 3D integrated technology using SOI wafers.

#### Table 1: Schematics of stacked image sensors and their technology features.

	(a) This work	(b) Refs. [4-5]	(c) Refs. [1-3]
			Pixel Periphery
Technology feature	Hybrid bonding of SOI	Hybrid bonding	TSV
Bonding orientation	Face-to-face and Face-to-back	Face-to-face	Face-to-face and/or Face-to-back
Number of layers	3	2	2-3
Parallel of processing	Pixel-parallel	Pixel-parallel	Column-parallel

In this paper, we demonstrate for the first time 3-layer stacked pixel-parallel CMOS image sensor. A stacked wafer was developed using room-temperature hybrid bonding mediated with a thin Si layer. The prototype sensor was designed to have in-pixel A/D converters (ADCs) with a pulse frequency modulation, in which the upper layer was for photodiode (PD) and pulse generation circuits, the middle and lower layers were for 8-bit counters. The developed sensor demonstrated video images with the quarter-quarter video graphics array (QQVGA) resolution of  $160 \times 120$  pixels, indicating that the proposed technology realizes a 3-layer stack and pixel-parallel processing (Table 1). The sensor is promising to pave the way for multi-layer stacked devices, mitigating the limit of sensor design and expanding the quality and functionality.



Figure 2. (a) Circuit diagram and (b) timing chart of in-pixel ADC with pulse frequency modulation.



(a) (b) Figure 3. (a) Simulation results and (b) schematic of 1-pixel circuit.



Figure 4. Fabrication process of the 3-layer stacked sensor.

## **Design and Implementation**

Figure 2 shows a pixel circuit diagram including a PD, a pulse generation circuit, and counters, comprising an in-pixel ADC with a pulse frequency modulation [7]. Whenever the floating diffusion (FD) potential ( $V_{FD}$ ) reaches the threshold voltage ( $V_{TH}$ ) of the comparator, a pulse is generated, resulting in pulse numbers corresponding to the illuminance to be stored in the counters. Schematic and SPICE simulation results are shown in Figure 3. The upper and lower bits of the 16-bit counters are split into the middle and lower layers to reduce the pixel size.

The fabrication process of the 3-layer stacked sensor is shown in Figure 4. (a) Field effect transistors (FETs) for the counter circuits in the middle layer are formed on fully depleted SOI (FDSOI) wafers with a 50-nm-thick device layer. (b) The via holes are formed in the SiO2 layer, and Au is electroplated. (c) The damascene process by chemical mechanical polishing (CMP) is applied to form the Au electrodes. (d) A thin Si layer (a few nm) [8] is formed as a bonding medium. (e) The wafer for the upper layer processed in the same manner is bonded at room temperature. (f) The handle layer of the middle wafer is removed by grinding and CMP. (g) The backside Au electrodes and the thin Si layer are formed in the same process as (b)-(d). (h) The wafer for the lower layer is bonded, and (i) the top handle layer is removed to form the backside-illuminated sensor. By repeating the electrode formation, bonding, and handle layer removal processes, the sensing circuits are distributed in more than three layers. The backside Au electrode could also be fabricated to contact with the backside of the diffusion layer in FET as we reported elsewhere [9], which gives high-density integration because interlayer connections are put just above and below circuits.

The developed sensor chip is shown in Figure 5. The pixel size was 39  $\mu$ m square made by the 0.2- $\mu$ m FDSOI logic process; owing to the 16-bit-counter circuit distributed in two layers, the pixel size reduced to 52% of the previous 2-layered sensor [10]. The PD was dedicatedly designed to work in the 50-nm thick device layer. The chip size was 20 mm square. We confirmed no delamination of wafers even after grinding of the handle layer and chip dicing.

A cross-sectional scanning electron microscope (SEM) image of the 3-layer stacked sensor is shown in Figure 6. We observed no void or separation at the bonded interfaces. The diameter of the Au electrodes was 5  $\mu$ m.





Figure 5. Photographs of the (a) developed sensor chip and (b) pixels.



Figure 6. Cross-sectional SEM image of the 3-layer stacked sensor.

#### Measurement Results

Input-output characteristics of the test pixel circuit were measured (Figure 7). The test pixel was designed without a PD but with an electrical current input instead of photocurrent. We confirmed the linear response of the 16-bit digital signal output generated by the counters in the middle and lower layers, indicating the high bit-depth and wide dynamic range of the ADC with excellent linearity.

Figure 8 shows the input-output characteristics of the 3-layer stacked sensor, where the median value for all pixels was plotted. The output was unchanged in the lower illuminance due to the dark current of the PD in FDSOI, where PD is subject to surface trap. The dark current could be suppressed using the CMOS image sensor process for the PD layer instead of FDSOI, as demonstrated in the previous 2-layered sensor [10]. The output increased corresponding to the input in the higher illuminance. An example of a QQVGA video image captured by the developed sensor is shown in Figure 9, where the lower 8-bit output signal was displayed after a dark signal was subtracted. The frame rate was set to be 30 fps. We successfully confirmed the operation of the 3-layer stacked pixel-parallel CMOS image sensor for the first time.



Figure 7. Input-output characteristics measured on the test pixel circuit.



Figure 8. Input-output characteristics of the 3-layer stacked sensor.



Figure 9. Example of QQVGA (160  $\times$  120 pixels) video image captured by the developed sensor.

## Conclusion

A 3-layer stacked pixel-parallel CMOS image sensor was developed using the hybrid bonding of SOI wafers. The SOI process allows face-to-back bonding to accommodate more than three layers of devices. A thin Si layer was introduced as a bonding medium to ensure bonding strength. The developed sensor successfully captured video images, with all pixels operating as pixel-parallel ADCs without pixel defects. The multi-layer stacking process is promising not only for image sensors of ultimate performances but also for various integrated devices such as logic circuits, memories, microelectromechanical systems, and sensors.

## References

- [1] S. Sukegawa, T. Umebayashi, T. Nakajima, H. Kawanobe, K. Koseki, I. Hirota, T. Haruta, M. Kasai, K. Fukumoto, T. Wakano, K. Inoue, H. Takahashi, T. Nagano, Y. Nitta, T. Hirayama, and N. Fukushima, "A 1/4-inch 8Mpixel Back-Illuminated Stacked CMOS Image Sensor," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), pp. 484–485, 2013.
- [2] J.C. Liu, D.N. Yaung, J.J. Sze, C.C. Wang, Gene. Hung, C.J. Wang, T.H. Hsu, R.J. Lin, T.J. Wang, W.D. Wang, H.Y. Cheng, J.S. Lin, S.J. Tsai, S.T. Tsai, C.C. Chuang, W.I. Hsu, S.Y. Chen, K.C. Huang, W.H. Wu, S. Takahashi, Y.L. Tu, C.S. Tsai, R.L. Lee, W.P. Mo, F.J. Shiu, Y.P. Chao, and S.G. Wuu, "Advanced 1.1um Pixel CMOS Image Sensor with 3D Stacked Architecture," in Symp. VLSI Tech. Dig. Tech. Papers, pp. 186–187, 2014.
- [3] T. Haruta, T. Nakajima, J. Hashizume, T. Umebayashi, H. Takahashi, K. Taniguchi, M. Kuroda, H. Sumihiro, K. Enoki, T. Yamasaki, K. Ikezawa, A. Kitahara, M. Zen, M. Oyama, H. Koga, H. Tsugawa, T. Ogita, T. Nagano, S. Takano, and T. Nomoto, "A 1/2.3inch 20Mpixel 3-Layer Stacked CMOS Image Sensor with DRAM," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), pp. 76–77, 2017.
- [4] M. Goto, K. Hagiwara, Y. Iguchi, H. Ohtake, T. Saraya, E. Higurashi, H. Toshiyoshi, and T. Hiramoto, "Three-Dimensional Integrated CMOS Image Sensors with Pixel-Parallel A/D Converters Fabricated by Direct Bonding of SOI Layers," in IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig., 4.2, 2014.

- [5] M. Sakakibara, K. Ogawa, S. Sakai, Y. Tochigi, K. Honda, H. Kikuchi, T. Wada, Y. Kamikubo, T. Miura, M. Nakamizo, N. Jyo, R. Hayashibara, Y. Furukawa, S. Miyata, S. Yamamoto, Y. Ota, H. Takahashi, T. Taura, Y. Oike, K. Tatani, T. Nagano, T. Ezaki, and T. Hirayama, "A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), pp. 80–81, 2018.
- [6] M. Goto, N. Nakatani, Y. Honda, T. Watabe, M. Nanba, Y. Iguchi, T. Saraya, M. Kobayashi, E. Higurashi, H. Toshiyoshi, and T. Hiramoto, "Fabrication of 3-Layer Stacked Pixel for Pixel-Parallel CMOS Image Sensors by Au/SiO<sub>2</sub> Hybrid Bonding of SOI Wafers," ECS Trans., vol. 98, no. 4, pp. 167–171, 2020.
- [7] W. Yang, "A wide-dynamic-range, low-power photosensor array," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC), pp. 230–231, 1994.
- [8] J. Utsumi, K. Ide, and Y. Ichiyanagi, "Cu/SiO<sub>2</sub> hybrid bonding obtained by surface-activated bonding method at room temperature using Si ultrathin films," Micro and Nano Eng., vol. 2, pp. 1–6, 2019.
- [9] M. Goto, K. Hagiwara, Y. Iguchi, H. Ohtake, T. Saraya, H. Toshiyoshi, and T. Hiramoto, "Development of Novel MOSFET with Front and Back Side Electrodes for 3D-Structured Image Sensors," ECS Trans., vol. 50, no. 14, pp. 49–54, 2012.
- [10] M. Goto, Y. Honda, T. Watabe, K. Hagiwara, M. Nanba, Y. Iguchi, T. Saraya, M. Kobayashi, E. Higurashi, H. Toshiyoshi, and T. Hiramoto, "Quarter Video Graphics Array Digital Pixel Image Sensing With a Linear and Wide-Dynamic-Range Response by Using Pixel-Wise 3-D Integration," IEEE Trans. Electron Devices, vol. 66, no. 2, pp. 969– 975, 2019.

## **Author Biography**

Masahide Goto received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Tokyo, Tokyo, Japan, in 1998, 2000, and 2013, respectively. He joined the Japan Broadcasting Corporation (NHK), Tokyo, Japan, in 2000, where he has been with the Science & Technology Research Laboratories. His current research interests include CMOS image sensors, 3-D integration technologies, and digital holography. He is a senior member of the IEEE.